FAILURE MAP
← Case archive

FA-91427 / Digital signal filters / Member archive

CIC keeps the first sample of each block · case 02

The decimator output lags a full block behind and includes a sample from an incomplete block.

Member previewVariant 2 · 3 implementations · 7 checks per implementation

Case contract

Input [N, R, M, samples]: N integrator stages at the input rate, keep the integrator output at indices R-1, 2R-1, ... (whole blocks only), then N comb stages y = v - v[k-M] at the low rate with zero initial state; divide by the gain (R M)^N and return exact fraction strings.

Why this case matters

CIC decimators front most digital down-converters; decimation phase, delay or gain slips distort the passband level.

One recorded failure

Sample boundary fixture

This sample comes from the broken implementation of a controlled reproducer.

Boundary fixtureActualExpectedOutcome
regression: step three stages["1/8", "7/8", "1", "1", "1"]["1/2", "1", "1", "1", "1"]Failed

MEMBER ARCHIVE

The complete case is available to members.

This record includes three runnable implementations, regression fixtures, execution results, and source hashes.

Member access is invitation-based. Sign in with your invited account to inspect the sources.

Sign in to the archive ↗