FA-52664 / Raster memory layout / Member archive
Xor Bank Swizzle: In-bank x lane uses adjacent parity or column-major layout · case 04
The returned physical layout descriptor disagrees with the declared buffer mapping at bank_local.
Case contract
A stipulated 8x4 tile has four banks. Bank = (local x modulo 4) XOR (local y modulo 4); each bank stores two columns per row and begins with a one-byte tag. Tile rows include a seven-byte trailer. Return the named intermediate layout descriptor and final address fields; all quantities are integer byte offsets unless explicitly stated.
Why this case matters
Offline raster resource, upload, readback, and storage-layout regression model.
One recorded failure
Sample boundary fixtureThis sample comes from the broken implementation of a controlled reproducer.
| Boundary fixture | Actual | Expected | Outcome |
|---|---|---|---|
| layout fixture 2 | {"address": 193, "bank": 3, "bank_local": 5, "bank_pitch": 41, "tile_columns": 2, "tile_origin": 44, "tile_pitch": 164, "tile_row_pitch": 335, "tile_x": 0, "tile_y": 0} | {"address": 188, "bank": 3, "bank_local": 4, "bank_pitch": 41, "tile_columns": 2, "tile_origin": 44, "tile_pitch": 164, "tile_row_pitch": 335, "tile_x": 0, "tile_y": 0} | Failed |
MEMBER ARCHIVE
The complete case is available to members.
This record includes three runnable implementations, regression fixtures, execution results, and source hashes.
Member access is invitation-based. Sign in with your invited account to inspect the sources.
Sign in to the archive ↗